We integrated superconducting nanowire single-photon detectors on sub-400-nm-thick silicon nitride membranes, which can then be transferred and aligned to photonic structures on a secondary chip with sub-micron placement accuracy. [5] [6] [7] were only compatible with a handful of substrate materials and required additional fabrication steps on the sample. These steps can be incompatible with complex photonic integrated circuits (PICs). Based on a micron-scale flip-chip concept [8], we have developed a technology that enables integration of SNSPDs on PICs without exposing the PIC to chemicals or high temperatures. We used this method to integrate SNSPDs with silicon waveguides designed for 1550 nm center wavelength.
Superconducting nanowire single-photon detectors (SNSPDs) [1] based on sub-100-nm-wide niobium nitride (NbN) nanowires offer an unmatched combination of sensitivity [2] , speed [3] and timing jitter [4] in the near-infrared range. To date, approaches to integrate SNSPDs with photonic structures [5] [6] [7] were only compatible with a handful of substrate materials and required additional fabrication steps on the sample. These steps can be incompatible with complex photonic integrated circuits (PICs). Based on a micron-scale flip-chip concept [8] , we have developed a technology that enables integration of SNSPDs on PICs without exposing the PIC to chemicals or high temperatures. We used this method to integrate SNSPDs with silicon waveguides designed for 1550 nm center wavelength.
The scanning electron micrograph (SEM) of a waveguide-SNSPD consisting of 95-nm-wide nanowires arranged in a 200-nm-pitch meander pattern is shown in Fig. 1 . The nanowires were fabricated by patterning a NbN film grown on top of a SiN x -on-Si substrate. The thickness of the SiN x layer was 350 nm. The NbN layer, grown using reactive magnetron sputtering of Nb in Ar/N 2 plasma at 800 ºC substrate temperature, had a sheet resistance of ~ 500 /square and a critical temperature of 10.5 K. The size of the detector (marked in yellow in Fig. 1(a) ) was constrained by the accuracy of membrane placement (± 0.5 m), the width of the waveguide (~ 0.5 m) and the minimum meander length (min. L M ) required to reach > 90 % optical absorption in the detector when placed on a waveguide. The results of the COMSOL simulation [9] used to calculate L M are shown in Fig. 1(d) . [9] . Furthermore it was assumed that the waveguide and the SNSPD were separated by a 20-nm-thick HSQ layer (residual resist from previous lithography steps).
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The detectors were characterized at 2.4 K using a fiber-coupled incoherent polarized light source with 1540 nm center wavelength. The back-illuminated device detection efficiency (DE) vs bias current (I B ) is shown in Fig. 1(b) . Since these devices were designed for evanescent side-coupling to a waveguide [9, 5] rather than back-coupling, the on-chip detection efficiency [6] of the waveguide-SNSPD is mainly limited by the 'internal efficiency', P R [10] , which is the probability that the SNSPD produces an output signal once it has absorbed the photon. We estimated P R by dividing the measured DE by the calculated optical absorption for back-illumination. The results are shown in Figure 1(c) . While narrower nanowires reach P R > 90 % at lower bias currents and show approximately constant ('saturated') DE close to the critical current (I C ), they inhibit a lower electrical output pulse amplitude (which is proportional to I B ). A lower signal amplitude, i.e. a smaller signal-to-noise ratio, results in higher timing jitter. For waveguide-integration, detectors with I C > 13 A were used to ensure sub-35-ps timing jitter (Fig. 2(c) ).
After cryogenic characterization, detectors that reached saturation were chosen for the subsequent membrane fabrication process: the surface of the chip was cleared of Au and NbN except for a small area around the SNSPD. Trenches were defined around the detector area via photolithography. The photomask was used to etch trenches through the SiN x layer down to the silicon substrate via CF 4 reactive ion etching. The underlying silicon was then removed via isotropic dry etch in XeF 2 , resulting in SNSPDs on suspended SiN x membranes. The membrane-SNSPD is shown in Fig. 2(a) . Micro-manipulated tungsten probes (300 nm tip diameter) were used to break the four micro-bridges, pick up the membrane and visually align the membrane-SNSPD to the waveguide and to prefabricated gold pads on the waveguide chip that matched the gold pads on the membrane.
The resulting waveguide-integrated SNSPD is shown in Fig. 2(b) . We are currently working on efficient fiber coupling to the waveguides in order to characterize the (system) detection efficiency of this waveguide-SNSPD system. Preliminary cryogenic measurements on back-illuminated membrane-SNSPDs that were transferred on a secondary substrate showed that (1) the adhesion between membranes and secondary substrate was resistant to thermal cycling; (2) the membrane fabrication and transfer process resulted in a tolerable shift of the detector properties (reduction of I C by less than 15 %); and (3) the physical and electrical contact between the membrane and the secondary substrate were sufficient to cool the detector in a continuous-flow cryostat, where we measured sub-35-ps timing jitter. While the photonic structures demonstrated here are waveguides, this technology could be applied to other PICs that require on-chip integration and near-field single-photon detection. The IRF was measured using a mode-locked fiber-coupled laser with sub-ps-pulse-width and 1550 nm wavelength. We measured sub-35-ps timing jitter for detectors with I C > 13 A.
